



# Impact of Aging on EM Side-Channel Analysis of FPGA based Matrix Multiplier

Ojas Kulkarni <sup>1, 2</sup>, Manoj Vutukuru <sup>2</sup>, Rashmi Jha <sup>2</sup>


<sup>1</sup>Department of Electrical and Computer Engineering, University of Utah, Salt Lake City, UT, 84112

<sup>2</sup>Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, 45219



## Introduction

- CMOS devices undergo damage as they naturally age
- Causes increase in threshold voltage leading to increased switching times
- EM Side-Channel Analysis exploits EM leakage to extract sensitive information
- Matrix Multipliers are widespread as AI/ML Acceleration techniques




## Objective




Test the impact of AGING on MATRIX MULTIPLIERS using EM SIDE CHANNEL analysis

## Methodology



- 1) Implement largest MM
- 2) EM analysis - **UNAGED**
- 3) Change weights - 10%, 20%, 30%, 40%
- 4) EM analysis - **MODERATELY AGED**
- 5) CHANGE WEIGHTS
- 6) EM Analysis - **HEAVILY AGED**



## Initial Results & Control






Fig. 5: FPGA Resource utilization wrt matrix dimension

Fig. 6: Control with 0% difference in the weights




## Experimental Results



10% Difference


30% Difference



10% Difference

30% Difference

HEAVILY AGED



10% Difference

30% Difference

## Acknowledgements

This work was supported by NSF Award ID #CNS-2150086 under the Research Experience for Undergraduate in Hardware

